







File Edit Flow Tools Reports Window Layout View Run Help Q: Quick Access Ready

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Run Linter
- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager

SIMULATION - Behavioral Simulation - Functional - sim_1 - TB

design.v x testbench.v x sender.v x top_module.v x Untitled 6* x

Scope Sources Objects Protocol Instances

Name	Value
clk	1
rst	1
> train_req[3:0]	X
> train_req_out[3:0]	0
> approved_train[2:0]	0
> counter[2:0]	0
> train_req[3:0]	X
req_valid	0
req_accepted	0
req_accepted_shift	0

180.000 ns 200.000 ns 220.000 ns 240.000 ns 260.000 ns 280.000 ns 300.000 ns 320.000 ns 340.000 ns 360.000 ns 380.000 ns 400.000 ns 420.000 ns

Tcl Console Messages Log